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Abstract—In many applications, a reduction of the amount of
the original data, or a representation of the original data by a
small set of variables is often required. Among many techniques,
the linear projection is often chosen due to its computational
attractiveness and good performance. For applications where
real-time performance and flexibility to accommodate new data
are required, the linear projection is implemented in FPGAs due
to their fine-grain parallelism and reconfigurability properties.
Currently, the optimization of such a design is considered as a
separate problem from the basis calculation leading to suboptimal
solutions.
In this work, we propose a novel approach that couples the
calculation of the linear projection basis, the area optimization
problem, and the heterogeneity exploration of modern FPGAs.
The power of the proposed framework is based on the flexibility
to insert information regarding the implementation requirements
of the linear basis by assigning a proper prior distribution to the
basis matrix. Results from real-life examples on modern FPGA
devices demonstrate the effectiveness of our approach, where
up to 48% reduction in the required area is achieved compared
to the current approach, without any loss in the accuracy or
throughput of the design.
Index Terms—Computer vision, linear projection, field-
programmable gate array (FPGA), heterogeneous, factor analy-
sis.
I. INTRODUCTION
In many scientific fields, it is required to represent a set of
data using a small number of variables. This problem is usually
referred to as dimensionality reduction or feature extraction.
Examples can be found in the face recognition/detection prob-
lem [1], [2] where images of people are mapped into a space
with fewer dimensions than the original one capturing the main
characteristics of the faces, in optical character recognition
[3], in image compression [4], and others. In these examples,
the objective is to capture the main modes of variation of the
original data that have large impact to the overall performance
of the application, and not to maintain the original information.
An example of dimensionality reduction for a face recogni-
tion application is illustrated in Figure 1. The original space
of the images has 2000 dimensions. The data are projected
to a smaller space with 40 dimensions, and then retrieved
again in the original space for display purposes. The figure
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Fig. 1. Example of projection to a smaller space for a face recognition
application. The top row shows the images in the original space with 2000
dimensions (50 × 40 pixels), where the bottom row shows the images after
their projection to a smaller space with 40 dimensions, and back-projection
again to the original space for display purposes.
demonstrates that most of the information is well captured in
the new space, the faces are well recognized, achieving at the
same time a 50 times compression.
The dimensionality reduction methods are classified into
two groups, linear and non-linear methods, depending on
the type of the mapping function to the new space. The
main representative of the linear methods is the Principal
Component Analysis (PCA) [5] method that maximizes the
approximation of the original data under a linear mapping.
Factor Analysis [6] is similar to PCA, except that it allows
the modeling of different noise levels in the dimensions of
the original space. In non-linear methods, the objective is to
maximize the approximation of the original data by employing
non-linear mappings. Kernel PCA (KPCA) [7] and Principal
Curves [8] are two representatives of this group.
This paper focuses on the linear projection methods. Let us
denote by x ∈ RP the original data vector with P elements,
by Λ the orthogonal basis of the new space with dimensions
P ×K, and by f ∈ RK the factors vector, which is the result
of projecting the original data to the new space. Note that K
is usually much smaller than P . Then, the original data can
be recovered from the subspace as in (1).
x = Λf (1)
Note that the equality holds only in the case where the original
data can be perfectly embedded to a smaller space. If this
is not the case, the original data can not be fully retrieved.
Many applications require the Λ matrix to have the following
property: ΛTΛ = I , where I denotes the identity matrix.
The orthogonality between the columns of Λ implies that the
factors vector f corresponding to data x can be calculated by
using the same matrix Λ as shown in (2), thus reducing the
number of coefficients that need to be stored in the system.
f = ΛTx (2)
In many applications, the large dimensionality of matrix Λ,
i.e. 500× 40 for face detection applications, and the real-time
performance requirements of the algorithm, lead to hardware
based solutions. FPGAs are often used to achieve this goal due
to their fine grain parallelism and reconfigurability. The current
work addresses the case where maximum performance for the
evaluation of (1) or (2)1 in terms of speed and area is required,
thus only pipelined designs using fixed-point arithmetic are
considered.
Several systems can be found in the literature that target
an FPGA device and employ a linear projection algorithm,
usually PCA, to achieve dimensionality reduction. In [9],
Ngo et. al. propose a face recognition system for an FPGA that
employs a PCA algorithm for dimensionality reduction, where
in [10] Shams et. al. propose an FPGA architecture for a face
recognition application that is based on Daubechies wavelets
and uses PCA and Independent Component Analysis (ICA)
for dimensionality reduction. In [11], Nguyen et. al. propose
an FPGA architecture for network intrusion detection system.
The authors employ PCA to perform dimensionality reduction
and to predict malicious connections in a workload.
The problem under consideration is the calculation of an
orthogonal basis matrix Λ such that:
• the required area for implementation of (1) or (2)1 in an
FPGA is minimized,
• an efficient allocation of the heterogeneous components,
i.e. embedded multipliers and memory blocks that exist
in modern FPGAs, is performed, and
• a specific error in the approximation of the original data
that is specified by the user is achieved.
In general, current techniques for mapping the above pro-
cess into FPGAs treat the problem as a three step process.
Firstly, the appropriate subspace is calculated in the floating-
point domain as the one that provides the best approximation
of the data (minimization of the mean square error) resulting
in the construction of the basis matrix Λ. Then, the elements
of the Λ matrix are quantized for mapping into hardware. In
order to optimize the design in terms of the required area,
the elements of the basis matrix are often encoded using
Canonic Signed Digit (CSD) recoding [12] or subexpression
elimination [13], [14].
Finally, the allocation of the available embedded multipli-
ers and memory blocks is performed, usually by assigning
the most area hungry constant coefficient multipliers to the
available embedded multipliers of the device or by using a
memory block as a look-up table. The main drawback of the
current approach is that the design process for the basis matrix
calculation does not take into account the hardware restrictions
leading to suboptimal solutions.
In this paper we propose a novel framework where the steps
of subspace estimation and hardware implementation are con-
sidered simultaneously, allowing us to target area optimized
designs that efficiently explore the heterogeneity properties of
1In the case of an orthogonal basis matrix Λ.
modern FPGAs. This is achieved by formulating the problem
of the subspace calculation in a Bayesian framework, where
the cost of the implementation of the necessary components in
the Λ matrix is inserted into the system as a prior information.
Experiments using real data from computer vision applications
demonstrate the effectiveness of the proposed framework.
In summary, this paper presents:
• the coupling of the subspace estimation problem and the
area optimization problem for hardware realization under
a uniform Bayesian framework,
• an investigation of how to leverage the dedicated multipli-
ers and embedded RAMs in modern FPGAs to improve
the hardware implementations of the subspace estimation
problem,
• the exploration of a family of functions for incorporating
the implementation cost of the system into a Bayesian
framework.
Part of the work has been published in [15], [16]. This
paper extends the published work by including the efficient
allocation of the available blocks during the optimization
process, describes in more detail the underlying ideas, provides
a more thorough investigation of the performance of the
proposed framework when modern FPGA devices are targeted,
investigates the accuracy of the high-level area models used
in the optimization phase, and finally focuses the performance
evaluation of the proposed framework on examples from real-
life applications.
The paper is structured as follows. Section II gives a
description of current work in the hardware design field
on the dimensionality reduction problem and the motivation
behind this work. Section III describes the proposed Bayesian
factor analysis framework, where Section IV discusses how
information regarding resource requirements for the hardware
implementation of the dimensionality reduction system is
inserted to the Bayesian factor analysis framework. Sections
V and VI discuss the heterogeneity exploration of modern
FPGAs for the dimensionality reduction problem. The main as-
sumptions behind the proposed work are discussed in Section
VII, where Section VIII discusses the high level area models
used in the presented work. Section IX discusses the scalability
issues of the proposed framework, where Section X provides
a summary of the proposed framework. Section XI presents
results regarding the performance evaluation of the proposed
methodology, where Section XII concludes the paper.
II. BACKGROUND
The problem of dimensionality reduction can be formu-
lated as follows. Given a set of N data xi ∈ RP , with
X = [x1 x2 . . . xN ], the goal is to find a subspace Λ with
dimensions P×K such that the original data can be expressed
as in (3), such that ||E||F is minimized, where E denotes the
error in the approximation and || · ||F denotes the Frobenius
norm.
X = ΛF + E (3)
The matrix Λ is called basis matrix or factor loadings, where
the matrix F is called factor matrix and has dimensions K ×
N . Out of all possible decompositions, we are seeking the
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Fig. 2. A high level overview of the system that implements f = ΛT x. The
system maps the input data from Z4 space to Z2 space.
most compact orthogonal matrix Λ, in terms of the number of
columns, for a given target mean square reconstruction error.
Current methodology applies the Karhunen-Loeve Trans-
form (KLT) [17], or otherwise known as Principal Component
Analysis (PCA), for the calculation of the Λ matrix. It has been
shown that the KLT transform produces the most compact
representation of the original data assuming that the error
has the same power in all dimensions. In more detail, the
KLT transform works as follows. Assuming that the data are
centralized, that is having zero mean, the columns of the Λ
matrix are calculated by iterating between equations (4) and
(5),
λi = arg max||λi||=1
E{(λTi Xi−1)2} (4)
Xi = X −
i−1∑
k=1
λkλ
T
kX (5)
where X = [x1 x2 . . . xN ], X0 = X and E{·} denotes the
expectation.
Note that (5) ensures the orthogonality of the resulting
Λ matrix. Having calculated matrix Λ, the coefficients are
quantized such that the required approximation for the re-
construction of the data is achieved. Moreover, area related
optimizations can be applied such as Canonic Signed Digit
recoding [12] and subexpression elimination [13], [14].
A top-level description of the system corresponding to f =
ΛTx is illustrated in Figure 2. The illustrated system contains
two basis vectors, each one with dimension four. The design
produces the projection of the input data from Z4 space to Z2
subspace defined by the basis vectors in every clock cycle.
The motivation behind this work is demonstrated by the
following example depicted in Figure 3. The two dimensional
data can be expressed using a one-dimension space achieving
a small error in their approximation. The current methodology
that is based on the KLT algorithm, finds that the best basis
to describe the data is Λ = [0.52 0.49], without taking into
account the implementation cost associated with such a basis.
However, the basis Λ = [0.5 0.5] requires considerable less
area by introducing a small error in the data approximation.
Thus, the problem under consideration is to find a basis
matrix Λ that produces the best approximation of the original
data, in a mean square error sense, minimizing at the same
time the required hardware resources. One possible solution
to the problem would be to explore the space of the KLT
transformations by optimizing the number of bits that are
0 0.1 0.2 0.3 0.4 0.5
0
0.1
0.2
0.3
0.4
0.5
Dimension 1
D
im
en
si
on
 2
Fig. 3. Projection of 2D data into 1D space. The KLT algorithm finds a
basis Λ = [0.52 0.49] that corresponds to the solid line and best explains the
data in the floating point domain. However, in a fixed-point domain, the basis
Λ = [0.5 0.5], which corresponds to the dashed line, leads to a design that
requires less area than the KLT basis.
required for the representation of each element in the KLT
basis. The problem can be formulated as in (6), where the
entries in the basis matrix Λ and in the factor matrix F
take integer values, due to the fixed-point representation in
hardware.
min
Λ
∑∑
(ΛF −X)2 (6)
This is an ill-conditioned problem because both Λ and F
matrices have to be calculated, and thus further constraints
are required. Moreover, it is an integer non-linear problem,
thus a heuristic method should be applied in order to explore
the solution space, which may lead to suboptimal solutions.
Also, an extra term should be added that penalizes solutions
with large area requirements. Finally, the allocation of the
embedded multipliers and memory blocks of modern FPGAs
is considered as a separate problem which leads again to
suboptimal solutions.
In this paper we propose a novel framework that is based
on a Bayesian formulation of a factor analysis model for
dimensionality reduction where the cost of the hardware im-
plementation of the elements in the Λ matrix is minimized. The
proposed approach addresses the problem of dimensionality
reduction in FPGAs in a unified framework allowing (a) an
automatic and more efficient exploration of the design space
regarding the approximation of the data versus the cost of
the implementation, and (b) the efficient allocation of the
embedded multipliers and memories in modern FPGAs.
The proposed framework is based on a Bayesian formulation
of the factor analysis model instead of the KLT algorithm.
This allows the insertion of information regarding the required
hardware cost of the implementation of the basis matrix Λ
in its calculation process, as it will be demonstrated in the
subsequent sections of the paper. Moreover, under the factor
analysis model, the error in each dimension of the original
space is assumed to be independent from the error in the
other dimensions. This provides a larger flexibility than the
KLT transform, where the power of the error is assumed to
be the same in all dimensions. Advantage of this feature can
be taken in cases where the dimensions of the original space
have been corrupted under different noise levels. The proposed
methodology can explore the variability of the noise in the
original space, leading to the production of efficient designs.
III. BAYESIAN FACTOR ANALYSIS MODEL
Let’s assume that we have a random observed vector x with
dimensions P × 1. An instance of this vector is denoted as
xi, and we assume that we have N such instances xi where
i = 1, . . . , N . We denote as f = [f1 . . . fK ]T a vector of
K variables that are known as factors. f i denotes an instance
of this vector. Note that the number K of factors is always
smaller or equal to the number P of observed variables. The
factor analysis model states that the observed variables are a
linear combination of the factors plus a mean and an error
term. For an instance i, that is
xi = µ+ Λf i + ²i (7)
where µ = [µ1 . . . µP ]T and ²i = [²i1 . . . ²
i
P ]
T are both column
vectors of P dimensions with each element corresponding to
the mean and the error term of each observed dimension,
respectively. The vector µ is the same for all cases i. In
our case, we centralize the data, which implies that the mean
vector is zero, and, thus, it will be discarded in the rest of the
paper. Λ is the unobserved basis matrix or sometimes referred
to as the factor loadings matrix. This matrix corresponds
to the orthogonal basis matrix of the KLT transform, but
without the orthogonality constraint to be imposed between the
columns of the matrix. The factor loadings matrix has P ×K
dimensions. That is, each column corresponds to a factor and
each row corresponds to an observed variable. The entries of
the basis matrix indicate the strength of the dependence of
each observed variable on each factor. For example, if λpk is
zero, then variable xp is independent of factor fk.
In a matrix form, and assuming that the data have been
centralized, (7) is written as
X = ΛF + E (8)
where X = [x1 . . . xN ], F = [f1 . . . fN ], and E = [²1 . . . ²N ].
Factor analysis models assume that the error terms ²i are
independent, and multivariate normally distributed with mean
zero and covariance matrix Ψ as
²i ∼ N (0,Ψ) (9)
where Ψ = diag(ψ21 , . . . , ψ
2
P ).
Thus, the probability distribution of x for each observed
case i has a multivariate normal density given by
p(xi|f i,Λ,Ψ) = N (xi|Λf i,Ψ)
= (2pi)−P/2|Ψ|−1/2 ×
exp
(
−1
2
²i
T
Ψ−1²i
)
(10)
where ²i = xi − Λf i. ²i is the error in the approximation of
data xi by Λf i. In a matrix notation, the above equation is
written as
p(X|F,Λ,Ψ) = N (X|ΛF,Ψ)
= (2pi)−N/2|Ψ|−1/2 ×
exp
(
−1
2
tr[ETΨ−1E]
)
(11)
where E = X−ΛF and tr[·] stands for the trace operator. In
the following subsections, we discuss the prior and posterior
probabilities of the parameters F,Λ and Ψ.
A. Factors
The factors are assumed to be normally distributed with
mean zero and covariance matrix ΣF . That is,
f i ∼ N (0,ΣF )
The posterior probability of the factors is now derived as
p(f i|xi,Λ,Ψ) ∝ p(f i)p(xi|f i,Λ,Ψ) = N (f i|m∗F ,Σ∗F )
(12)
where the posterior mean and variance are given by
Σ∗F = (ΣF + Λ
TΨ−1Λ)−1
m∗F = Σ
∗
FΛ
TΨ−1xi
We can now integrate F out of (11) to get the complete density
of the data as
p(X|Λ,Ψ) = N (X|ΛΣFΛT +Ψ)
= (2pi)−N/2|ΛΣFΛT +Ψ|−1/2 ×
exp
(
−1
2
tr[XT (ΛΣFΛT +Ψ)−1X]
)
(13)
As shown in (13), the complete density of the data is given
by a normal distribution with covariance matrix ΛΣFΛT +Ψ.
There is a scale identifiability problem associated with Λ and
ΣF . In order to avoid this problem, we can either restrict the
columns of Λ to unit vectors or set ΣF to the identity matrix.
The second approach is often used in factor analysis, and it is
also adopted here. The impact of this decision to the hardware
design is that the dynamic range of the factors is restricted,
which is beneficial if the application of interest is required to
store or manipulate these parameters.
B. Basis matrix Λ
The main advantage of the proposed framework lies on the
flexibility in selecting the prior distribution of the basis matrix
Λ.
We aim to identify a basis matrix Λ that can represent
faithfully the data in the high dimensional space, but at the
same time provides an optimized hardware design in terms
of area usage. The suggested prior is a function of the area
that is required for implementing a LUT based multiplier in
an FPGA. In order to reduce the computational complexity of
the algorithm, we assume that the variables in the Λ matrix are
independent. This holds when the back-end synthesis tool from
the FPGA vendor does not perform any further optimization
during the hardware implementation of the derived matrix Λ in
the place and route stage. This assumption allows us to express
the probability distribution of the Λ matrix as the product of
the probabilities of the individual elements as in (14).
p(Λ) =
P∏
p=1
K∏
k=1
p(λpk) (14)
In the current work, we select the prior probability distribution
p(λpk) to be inversely proportional to the area that is required
for the realization of a multiplication by λpk using LUTs. The
function g(·) relates the area, A(λpk), required by the constant
coefficient multiplier to the prior probability distribution as in
(15). The selection of the function g is discussed in Section
IV.
p(λpk) = g(A(λpk)) (15)
The posterior probability of each element λpk of Λ is given
by
p(λpk|X,F,Ψ) ∝ p(X|F,Λ,Ψ)
P∏
p=1
K∏
k=1
p(λpk) (16)
The above distribution does not have a known form, thus we
have to calculate (16) for all possible values of λpk and then
use the uniform probability distribution to sample the new
value of λpk.
C. Noise covariance matrix Ψ
A convenient conjugate prior is assigned to the inverse of
the noise covariance matrix Ψ so that its posterior distribution
has a known form. Thus, the prior on each ψ−2p is a Gamma
distribution given by
p(ψ−2p |αΨ, βΨ) = G(ψ−2p |αΨ, βΨ)
∝ (ψ−2p )αΨ−1 exp
(−ψ−2p βΨ)
where αΨ and βΨ are the shape and scale parameters of the
Gamma distribution, respectively.
The Gamma posterior distribution of ψ−2 is given by
p(ψ−2p |X,F,Λ) ∝ p(ψ−2p |αΨ, βΨ)p(X|F,Λ,Ψ)
= G
(
ψ−2p |αΨ +
1
2
P, βΨ +
1
2
Spp
)
where
Spp =
N∑
i=1
P∑
p=1
(xip −
K∑
k=1
λpkf
i
k)
2 (17)
In the current work, we suggest to use a common variance
ψ−2 for all dimensions P , however the model can be extended
to allow the estimation of different variance ψ−2p in each
dimension p.
D. Orthogonality
The above statistical framework does not necessarily pro-
duces an orthogonal basis of the new space. However, in
computer vision field, which is our targeted domain, this
condition is often required. Under the proposed framework,
this requirement is enforced by finding first the direction
that mostly explains the data, that is the direction with
the maximum variance, and then projecting the data to the
obtained space and retrieving them back. The direction with
the maximum variance in the original space is the one that
contains data points that deviate the most from the average
value and thus it is the direction that should be explained
first since the data along this direction exhibit the worst
approximation by using the average value. This process is
repeated in order to calculate each vector in the new space.
The advantage of this approach is twofold. Firstly, it produces
an orthogonal basis that describes the new space, and secondly
it inserts the error due to the quantization of the data in the
hardware implementation back to the remaining data. By doing
that, the next vector of the new sub-space minimizes the error
due to quantization of the basis matrix Λ and factors F , as
well as explaining the data. In our earlier work [18], [19],
we have proposed a similar methodology for 2D filter design
exploration.
Summarizing, Section III demonstrates how we can express
the estimation of matrix Λ under a Bayesian framework.
The framework treats the Λ matrix as a random matrix and
constructs a probability density function for it. Due to the
complexity of the distribution, the final matrix Λ is estimated
using sampling techniques. The Bayesian framework allows
prior information regarding instances of Λ to be inserted,
steering the posterior distribution to certain modes. This prior
distribution allows us to penalize instances of the Λ matrix
that require many hardware resources by assigning low prob-
abilities to these realizations, such that we favor realizations
of Λ that do not require many hardware resources.
IV. MAPPING IMPLEMENTATION COST TO PRIOR
DISTRIBUTION
The prior distribution for the Λ matrix has to be a valid
distribution, that is: p(λpk) ≥ 0 ,∀λpk and
∑
λpk
p(λpk) = 1.
Thus, we are seeking functions that map the space of the area
cost to the space of valid distributions. These functions should
be monotonically decreasing, non negative, and sum to one.
In the rest of the paper we use the family of functions shown
in (18) to map the area required by a constant coefficient
multiplier to a valid distribution.
g(A(λpk)) = c (A(λpk))
−a
, a, c > 0 (18)
c is a constant and ensures that
∑
λpk
g(A(λpk)) = 1. Figure
4 demonstrates possible mappings of the original cost distri-
bution to valid distributions. The figure shows that constant
coefficient multipliers that use less area are assigned to have
large probability, where constant coefficient multipliers that
require large area, have small probability. The smaller the
value a becomes, the more uniform the distribution gets, with
a = 0 resulting to a non-informative prior to the system.
This means that all coefficients can be selected with the same
probability implying that the respective constant coefficient
multipliers require the same hardware resources. In this case,
the proposed framework resembles the KLT algorithm.
A. LUT based multipliers cost model
It should be noted that the proposed framework is inde-
pendent of the encoding scheme for the multipliers. In the
current work the two’s complement representation for the
coefficients and the Canonic Signed Digit recoding are used.
The corresponding cost for the implementation in the first
case is calculated using the COREGEN tool from Xilinx [20]
in order to use accurate resource usage information for the
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Fig. 4. Mapping of area information to a probability distribution for a = 1
and a = 2 (see (18)).
constant coefficient multiplier, but estimation models can also
be used. Other encoding schemes can be easily accommodated
by the framework. The only information needed by the pro-
posed framework is the area that is required for each constant
coefficient multiplier.
V. ALLOCATION OF THE EMBEDDED MULTIPLIERS
The previous section considered the problem of creating
the prior distribution of matrix Λ when all coefficients are
mapped to logic-based multipliers. In this section, the efficient
allocation of the embedded multipliers in modern FPGAs for
the problem of dimensionality reduction is also targeted.
A possible solution to the problem can be the allocation of
the embedded multipliers to the most area hungry multipli-
cations. However, this would lead to sub-optimum solutions
since the calculation of the basis matrix Λ does not take
into account the extra precision that an embedded multiplier
provides.
Instead, a method is proposed that couples the calculation
of the Λ matrix with the efficient allocation of the available
embedded multipliers. This is achieved by the introduction of
an indicator matrix Z, which indicates the coefficients of the
Λ matrix that are mapped to the embedded multipliers. The
indicator matrix Z has the same dimensions as the Λ matrix,
where each element zpk can take only two values. A zpk = 1
indicates that the λpk coefficient is mapped to an embedded
multiplier, where zpk = 0 indicates a mapping to a multiplier
that is implemented through reconfigurable logic (LUTs). The
possible values of the indicator matrix Z are constrained by
the fact that the number of entries zpk that have value one
should be equal to the number of the embedded multipliers
that are available to the user.
The posterior probability of each element λpk of Λ (16) is
now augmented by the indicator matrix Z as in (19).
p(λpk, zpk|X,F,Ψ) ∝ p(X|F,Λ,Ψ, Z)
P∏
p=1
K∏
k=1
p(λpk, zpk)
(19)
The above distribution does not have a known form, thus we
have to calculate (19) for all possible values of λpk and zpk.
However, due to the large number of possible combination of
λpk and zpk this is prohibited. The approach that has been
adopted in this paper is to sample the indicator variable zpk
through a uniform distribution, imposing at the same time
the constraint
∑
zpk = Nem, where Nem is the number of
the available embedded multipliers. It should be also noted
that the likelihood of the data p(X|F,Λ,Ψ, Z) has been now
augmented by the indicator matrix Z.
The prior probability distribution p(λpk, zpk) has two
forms depending on the value of the indicator variable zpk;
p(λpk, zpk = 1) has a uniform distribution in the range of val-
ues that are allowed by the precision imposed by the embedded
multipliers in the target device, where p(λpk, zpk = 0) follows
the same distribution as (18), since the coefficient p(λpk) is
mapped to reconfigurable logic.
In the case where an orthogonal basis for the new space
is required, an alternation of the above algorithm for the
allocation of the embedded multipliers is required, since at
each iteration only one vector of the new basis is calculated
(see Section III-D). In the proposed framework, the approach
that has been adopted is to pre-allocate a fraction of the total
number of available multipliers to each vector (dimension) of
the new space. Note that the embedded multipliers are not
pre-allocated to a specific coefficient of matrix Λ, but are
assigned to be allocated to one of the coefficients of a row of
matrix Λ during the optimization phase. This pre-allocation is
based on the assumption that a more important dimension, in
terms of its impact to the output error, should be allocated
with a larger number of embedded multipliers than a less
important dimension. The estimation of the importance of each
dimension is performed by applying the KLT transform and
using the eigenvalues, after a proper normalization, as a mea-
surement of the importance of each dimension. It should be
noted that the quantization effects and the complexity for each
vector in the calculated basis matrix Λ have not been taken
into account in the pre-allocation of the embedded multipliers,
thus it is expected that the framework will produce a sub-
optimal design. However, this pre-allocation is necessary for
not increasing the computational complexity of the algorithm.
VI. ALLOCATION OF THE EMBEDDED MEMORIES
Modern FPGA devices contain a large number of embedded
memory blocks. For the problem under consideration, the
available memory blocks can be used as look-up tables of
different widths that realize the multiplication of input data
with a constant coefficient. The proposed framework optimizes
the allocation of the available memory blocks during the
calculation of the basis matrix Λ. This is achieved by allowing
the entries in the indication matrix Z to take three values,
indicating a LUT based multiplier, a multiplication using an
embedded multiplier, and a multiplication using a memory
block.
Thus, the prior probability distribution p(λpk, zpk) takes
now three forms depending on the value of the indicator
variable zpk; p(λpk, zpk = 0) and p(λpk, zpk = 1) are
the same as before, where p(λpk, zpk = 2) has a uniform
distribution in the range of values that are allowed by the
precision imposed by the width of the available memory blocks
in the target device.
In the case where an orthogonal basis for the new space is
required, a similar pre-allocation technique to the embedded
multiplier case is followed.
VII. SUMMARY OF ASSUMPTIONS
This section summarizes the main assumptions that are used
in the presented work. These are:
• Normal prior distribution of the factors f . This assump-
tion allows the posterior distribution to be of known form
making the sampling of these variables simple.
• Independence of the Λ matrix elements. This assumption
allows the decomposition of the joint probability function
as the product of the probability of each element in the
basis matrix Λ. This permits the sampling of each element
of the Λ matrix independently from the others. Thus, the
computational complexity of the sampling process is a
linear function of the number of elements in the matrix
and not an exponential that would be otherwise.
• Gamma distribution for the noise covariance Ψ. This
allows the posterior distribution of Ψ to be of a known
form and restricts the values of the samples to be always
positive.
• Uniform sampling of the indicator matrix Z. With the
introduction of the indicator matrix, the complexity of
sampling from p(λpk, zpk) increases exponentially, since
all the possible instances of the indicator matrix have to
be constructed. This prohibits the application of the pro-
posed framework to large problems. Thus, it is necessary
to consider only a subset of the instances of the indicator
matrix in each iteration of the algorithm.
• Pre-allocation of the embedded multipliers and memory
blocks. This step is necessary when an orthogonal basis
matrix Λ is targeted. The pre-allocation is based on the
KLT algorithm which provides a high-level estimate of
the importance of each dimension regarding its impact
to the final error at the output of the system. This
may produce sub-optimal designs, since the quantization
effects are not taken into account during this process,
but it provides our best estimate for the pre-allocation
of the embedded multipliers and memory blocks and it is
necessary in order to couple the allocation of these blocks
with the calculation of the basis matrix Λ.
VIII. AREA MODELS
The aim of the framework is to calculate a basis matrix
Λ that achieves a certain error in the data approximation and
at the same time minimizes the required resources. A cost
model has been constructed for a Xilinx Virtex-II FPGA to
predict the cost of the different components that are used by
the framework [19].
The current high-level model predicts the resource usage
within 3% of the actual cost when the component is synthe-
sized and placed and routed on the device [21]. However, when
the whole design is placed and routed the error between the
predicted resource usage and the actual one increases. This is
due to further optimizations that are applied by the back-end
tool, which is out of the scope of the used high-level model.
It should be noted that in the current work the cost of the
adder trees and the cost of the constant coefficient multipliers
using CSD are estimated, where the cost of the constant
coefficient multipliers using two’s complement representation
is calculated using the COREGEN tool from Xilinx [20].
A more detailed evaluation of accuracy of the area models in
the proposed framework for two different devices is performed
in Section XI.
IX. SCALABILITY
The proposed framework utilizes a Gibbs sampling al-
gorithm [22] in order to draw samples from the posterior
distribution of the variables. The initial few samples do not
correspond to the true posterior distribution and are discarded.
This period is called the burn-in period. After that point, the
samples are kept and the final values are estimated. The prior
and posterior distributions of the noise covariance matrix Ψ
and of the factors f have well-known expressions, are easy
to sample from, and their complexity scales linearly with the
problem size. Due to the discrete nature of the coefficients in
the multipliers, the prior and posterior distributions of λpk are
discrete and do not map to a distribution of a known form.
This implies that in each iteration, the posterior distribution of
Λ has to be calculated for every discrete value of each λpk.
However, the complexity of the system scales linearly to the
number of constant coefficient multipliers that are available to
the design, making the proposed approach applicable in real-
life scenarios.
In the case where an efficient allocation of the embedded
multipliers and memory blocks is also targeted, the complexity
of the calculation of the prior and posterior distributions of
λpk would scale exponentially with respect to the number of
embedded blocks. However, a sub-optimum solution is tar-
geted by uniformly sampling the indicator matrix Z. Thus, the
proposed framework is still applicable to real-life problems.
X. SUMMARY OF THE PROPOSED FRAMEWORK
The proposed Bayesian formulation for dimensionality re-
duction gives the flexibility of inserting any prior knowledge
regarding the resource requirements of the system under
consideration through the use of prior distributions. The pro-
posed framework explores this feature by inserting a priori
information in basis matrix Λ regarding the hardware related
cost for the implementation of the required constant coefficient
multipliers using LUTs and the number of available embedded
blocks. Thus, the Bayesian model aims to find a basis matrix
that represents faithfully the data, while at the same time
information about the implementation cost of the required
multipliers is taken into account. The objective is to reduce
the hardware resources required for the implementation of
the linear projection stages, maximizing at the same time the
data approximation. The proposed framework is summarized
in Figures 5 and 6. It should be noted that the calculation of
the factors is performed using (20), which provides a solution
Algorithm: Bayesian factor analysis for K factors
Set X0 = X , where X denotes the original centralized
data.
Set F0 = [ ].
Initialize Λ0.
FOR k = 1 : K
Calculate vector λk (Figure 6)
Calculate the factors using
fk = (λ
T
k λk)
−1λTkXk−1
and quantize them to the user’s specific number of
bits, fk ← quant(fk).
Set Xk = X −
∑k
j=1 λjfj .
Set Λk = [Λk−1λk] and Fk = [Fk−1fk].
END
Fig. 5. Algorithm for Bayesian factor analysis for K factors
that minimizes the mean square error of the approximation.
λk denotes the kth column of the Λ matrix.
fk = (λTk λk)
−1λTkXk−1 (20)
Due to the orthogonality requirements it should hold that
ΛTΛ = I , where I denotes the identity matrix. However, due
to quantization error this is not the case, and the factors should
be calculated using (20), to achieve an optimum performance.
The calculation of the vector λk that best explains the data is
outlined in Figure 6.
In the case where an efficient allocation of the embedded
multipliers and memory blocks is also targeted, the algorithm
in Figure 6 is altered. Just before the point of sampling the
elements of Λ matrix, the indicator matrix Z is sampled which
indicates the mapping of the coefficients λpk to LUTs, embed-
ded multipliers, and memory blocks. The code is omitted from
the figure for reasons of clarity.
The proposed algorithm returns the coefficients of the basis
matrix Λ including information regarding their actual mapping
into the hardware, i.e. LUT-based multiplier, embedded mul-
tiplier or memory block, that best approximate the original
data.
Figure 7 shows a high level overview of the proposed frame-
work, where its main steps are depicted. The inputs of the
framework are: the set of data X for approximation, high-level
area models that provide an estimate of the area requirements
for the implementation of a constant coefficient multiplier, the
power of the noise in the data, the target dimensionality of the
reduced space, and the number of embedded multipliers and
block RAMs that are available. The output of the framework
is the basis matrix Λ and the indicator matrix Z. As the figure
depicts, the framework estimates the basis matrix Λ, the noise
covariance Ψ, the indicator matrix Z and the factors f using
Gibbs sampling. The details of this step are summarized in
Figure 6. In the next step, the algorithm calculates the factors
f that best approximate the original data X given the current
basis matrix Λ using (20) and the obtained values are quantized
for hardware mapping.
When the orthogonality constraint is imposed, the above
process is repeated for each dimension of the target subspace
until the number of targeted dimensions has been reached.
Algorithm: Calculate vector λk
FOR iter = 1 : maxIter
For each data xi, sample f i from p(f i|xi,Λ,Ψ)
Set F = [f1 f2 . . . fN ]
For each element of matrix Λ, sample λpk from
p(Λ|X,F,Ψ).
Sample Ψ from p(ψ−2p |X,F,Λ)
If iter > burn-in period
Store Λ
endif
END
return most often elements(Λ)
# most often elements() operator is applied
# component-wise
Fig. 6. Algorithm for calculating vector λk
High-level 
area models
Parameters
(noise, target dimensions, 
embedded Mult., RAM blocks)
Zf ,,, ??Calculate                    using Gibbs 
sampling (Fig. 6 algorithm)
Input data
x
Calculate and quantize factors
Calculate the remaining error in the 
data approximation
Has the target 
#dimensions reached?
No
Subtract current 
approximation from 
input data x
? Z
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f
Fig. 7. High level block diagram of the proposed framework.
In this case, the remaining error in the data approximation is
calculated, and if the number of target dimensions has not been
reached, the current approximation of the data is subtracted
from the original data set X and the process is repeated using
as input the remainder of the approximation.
In the case where such orthogonality constraint is not
imposed, all the columns (dimensions) of the basis matrix Λ
are calculated in one pass of the algorithm.
XI. PERFORMANCE EVALUATION
The proposed framework is evaluated under two different
scenarios. The first scenario focuses on the evaluation of the
framework when the objective is to find a basis of a new
subspace having the number of dimensions of the subspace
fixed. In the second scenario, the above constraint is lifted,
and the proposed algorithm searches to find the best basis that
describes the original data X with the minimum mean square
error, without fixing the number of dimensions of the new
space. In both cases, the target is to minimize the design’s
implementation cost and to efficiently allocate the embedded
multipliers and memory blocks, if any, of the device. Face
recognition/detection [2], [1], optical character recognition [3],
and image compression [4] are a few of the applications where
the above two problems are encountered.
We have compared our proposed framework with the cur-
rently available approach that is based on the KLT transform
and subsequent quantization of the Λ and F matrices. In
addition, the reference algorithm has been extended to search
the space of possible bases by varying the wordlength of the
elements in the Λ matrix and imposing a common wordlength
for all the elements. The factors F are quantized to 8 bits,
in both the proposed framework and the reference algorithm.
In all the cases, it is assumed that the input data has an
8 bit wordlength, which is common for image processing
applications. The error in the final approximation is calculated
by projecting the data back to the original space after having
calculated and quantized the factors F . In the cases where
embedded multipliers and memory blocks are used in the
design, their precision, i.e. wordlength of the multiplier and
width of the memory block, are reported.
It should be noted that both algorithms use Canonic Signed
Digit recoding for the implementation of the constant co-
efficient multipliers. This enhances the performance of the
reference algorithm making it ”fixed-point” aware. Moreover,
both algorithms are based on the same hardware architecture
(see Figure 2) producing one result per clock cycle. The
algorithms differ in the way that they estimate the basis
matrix Λ. The proposed algorithm takes into account the
required resources for the realization of the multipliers during
the calculation of the basis matrix Λ, where the reference
algorithm does not.
A. Area model evaluation
The proposed framework applies high-level area models
of the required multipliers and adders in order to provide a
fast estimation of the required resources for a given design.
The accuracy of these models for the case of CSD recoding
representation is evaluated by targeting two Xilinx devices.
The focus of this section is on the high-level area models of the
CSD recoding rather on the COREGEN generated multipliers,
since the area usage is not known in the former case. It should
be noted that there is uncertainty of the estimated area usage
even for the latter case, due to the area usage estimation of
the required adder trees. These devices are the Xilinx Virtex
II 6000 with speed grade 6, and a Xilinx Virtex4LX80 with
speed grade 12.
Due to the structure of the hardware system, the evaluation
of the total area estimation can be broken down to the
evaluation of the area estimation of each hardware block that
performs the projection to one dimension of the new space.
Due to the large number of possible configurations that this
hardware block can have, the objective is to sample instances
of possible configurations of this block in order to investigate
the accuracy of the proposed high-level area modeling. An
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Fig. 8. Histogram of the generated hardware block configurations used for
testing the accuracy of the high-level resource usage model.
example that maps a six dimensional space to spaces with
dimensions that vary between 1 and 8 is considered. It should
be noted that any example case can be used as long as
a sufficient sampling of the possible configurations of the
hardware block that implements the projection is achieved.
The generated designs that perform the above projection and
are used for the evaluation of the area models have between
1 to 8 dimensions, where the number of bits allocated to each
of the coefficients of the constant coefficient multipliers vary
between 1 and 8. In total, 448 designs were synthesized and
placed and routed. Figure 8 shows the histogram of the number
of generated hardware blocks used for the linear projection. In
order to be able to visualize this histogram, each 6 dimensional
configuration of the hardware block has been mapped to a
scalar using a one-to-one mapping function, i.e. each possible
configuration of the 6 dimensional space is mapped to a point
on a line segment, and vice versa, each point on the line
segment is mapped to a single point in the 6 dimensional
space. The figure demonstrates that the 448 used designs
provide hardware block configurations that cover most of the
space of possible configurations.
Figure 9 shows a graph of the predicted resource utilization
(in slices) and the actual resource utilization after placing and
routing the designs in the Xilinx Virtex II device using ISE 9.1
from Xilinx. It can be seen that there is a linear relationship
between the predicted cost and the actual cost reported by
the Xilinx tools. The high value of 0.9801 of the correlation
coefficient [23] between the estimated and actual resource
usage supports the validity of the used high-level area models.
The p-value [23], for testing the hypothesis of no correlation,
is close to zero, which further supports the validity of the
predicted results. The same experiment is performed again but
targeting the Xilinx Virtex 4 device. The graph of the predicted
resource utilization and the actual resource utilization when the
Virtex 4 device is targeted is similar to that of Figure 9. Again,
the results have strong correlation with value 0.9786, and a p-
value of almost zero. Figure 10 plots the residual error of the
area prediction after fitting a linear model on the data from
Figure 9. The figure shows a maximum of up to 150 slices
difference for designs with up to 1000 slices area usage. The
above results demonstrate that the high-level area models used
in the proposed framework provide highly accurate predictions
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Fig. 9. Predicted resource utilization (in slices) and actual resource utilization
after placing and routing the designs in a Xilinx Virtex II device. The solid
line corresponds to the function y = x.
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Fig. 10. Residuals of resource utilization (in slices) after fitting a linear
model on the data (Xilinx Virtex II device).
of the actual resource usage. It should be noted that there is a
trend of the high-level area model to overestimate the required
resources as the size of the design increases. This is expected
as the back-end tools perform low-level optimizations to the
design that are not modelled in the high-level model.
Moreover, the two graphs have very small differences,
indicating that the area usage of the specific architecture
used in this framework (see Figure 2) is not affected by the
architectural differences of these two devices.
Furthermore, the above set of designs is used to investigate
the achieved clock frequency after the place and route stage.
Figure 11 shows a histogram of the achieved maximum
frequency of the designs when the two devices are targeted.
When the Xilinx Virtex II device is targeted, the figure shows
that the maximum frequency varies between 115MHz and
240MHz. The reason for this variation lies on the varying com-
plexity of the constant coefficient multipliers in the designs.
When the Xilinx Virtex 4 device is targeted, the maximum
achieved frequency varies between 175MHz and 360MHz. The
improved results are only due to the use of a different device.
A closer investigation of the obtained results shows that the
distribution ordering is almost the same across the two devices
but not identical. This is expected due to not deterministic
results of Place & Route tools. It can be concluded that the
proposed framework produces in all the cases highly optimized
designs. It should be clarified that the large variation on the
achieved frequency of the above designs shown in Figure 11
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Fig. 11. Histogram of the achieved maximum frequency for the Xilinx Virtex
II and Virtex 4 devices.
is because the plotted frequencies are from designs that target
a range of mean square error approximations and resource
usages, which imply a large variation of the wordlength of
the used multipliers.
B. Dimensionality reduction targeting a specific number of
dimensions
First, the proposed framework is tested for its performance
when the number of dimensions of the target space is fixed.
This scenario can arise in applications where the number
of dimensions of the factors has to be restricted e.g. image
compression [4]. From the hardware perspective, this can also
be enforced due to the available memory bandwidth in the
system where the factors F are stored.
Figure 12 illustrates the performance of the proposed
Bayesian framework and the reference algorithm for mapping
data from the R3 space to Z2 subspace. The data belong
to R2 space and have been embedded to the R3 space by
adding gaussian noise. Note that even the data are inherently
two dimensional, projecting them to Z2 does not imply that
the approximation error will be zero. This is due to the
quantization process of the basis matrix Λ and to the error
that has been added to the data. The figure plots the estimated
number of slices required using the high-level area models
for the implementation of the system as a function of the
achieved mean square error approximation of the data. The
staircase like shape of the plots is due to the discrete nature
of the design space. It should be noted that the few number of
design points in this figure and in the subsequent figures is due
to the use of Pareto curves when the design points are plotted.
Please note that it is not always necessary for the Pareto front
to be well covered. For the problem of interest, i.e. mapping
linear projection designs to hardware, it is of interest to find
a design that minimizes the MSE in the data approximation
given the designer’s resource budget, and not to be able to
produce designs for all possible levels of MSE. However, a
well-covered front would provide to a designer more flexibility
to select a design as close as possible to his/her resource
budget. The proposed framework can be adjusted to increase
the coverage of the Pareto-front by using a more refined
set of the parameter values as the number of bits that are
available for number presentation in the constant coefficient
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Fig. 12. Required area for mapping data from R3 space to Z2 space versus
the mean square error of the data approximation.
multipliers and the values of the a parameter in (18) that maps
the area requirements to a probability distribution during the
search for the basis matrix Λ. However, due to the discrete
nature of the design space and the nature of the proposed
framework, a well-covered Pareto curve can not be guaranteed.
The same drawback also holds for the existing techniques.
The results demonstrate that the proposed framework can
reduce the required area by up to a factor of two, achieving
at the same time the same mean square error in the data
approximation with the reference algorithm. It should be noted
that the reduction in the area that is achieved by applying the
proposed framework depends on the data to be approximated.
An upper bound on the area reduction factor can not be
calculated analytically. However, given enough iterations are
performed in the Gibbs sampling, the proposed methodology
will never perform worse than the reference algorithm. Figure
13 illustrates the same results, but now the acquired designs
have been placed and routed targeting a Xilinx Virtex-II device
using the Xilinx tools. The figure depicts that the achieved gain
in the area remains almost the same with the predicted gain
using the high-level area models. Comparing these results with
Figure 12 there is a small shift of the plots, but the general
shape of the plots remains the same.
Figure 14 illustrates the achieved clock frequency of the
above designs as it has been reported by the Xilinx tools. The
figure shows that the proposed framework produces designs
that not only require less resources than the designs produced
by the current methodology achieving the same mean square
error approximation of the original data, but also the produced
designs can be clocked with a higher frequency. This is mainly
attributed to the fact that the produced designs employ less
complex constant coefficient multipliers, coefficients with a
fewer number of non-zero bits than the reference algorithm,
allowing the designs to be clocked with a higher frequency
clock than the corresponding designs produced using the
reference algorithm for the same mean square error. It should
be noted that no embedded multipliers or memory blocks were
used.
Figure 15 demonstrates the performance of the proposed
framework in the case of mapping data from the R4 space
to Z2 subspace where two embedded multipliers and two
memory blocks are available for allocation. The framework
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Fig. 13. Required area for mapping data from R3 space to Z2 space versus
the mean square error of the data approximation. The graph presents placed
and routed designs using the Xilinx tools.
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Fig. 14. Achieved clock frequency of designs mapping data from R3 space
to Z2 space versus the mean square error of the data approximation. The
results are acquired using placed and routed designs using the Xilinx tools.
explores the design space and estimates a projection basis
that takes advantage of the availability of the embedded
blocks and the arithmetic precision that each one offers. In
this case, a precision of 10 bits (coefficient wordlength) is
assumed for both embedded blocks. In the reference algo-
rithm, the embedded blocks are allocated to the coefficients
that introduce the largest error in the approximation when
they are quantized to a specific number of bits. The figure
demonstrates that the proposed framework outperforms the
existing methodology across the whole range of targeted mean
square error approximation.
The proposed framework has also been evaluated using
data from a real application. Figure 16 illustrates the results
obtained by the proposed framework and the reference algo-
rithm for a face recognition application. In this experiment
the YALE Face Database B is used [24]. The original space
is Z500 and is mapped to a Z40 space. In all the cases,
the proposed framework outperforms the reference algorithm
achieving designs that require less area and at the same time
have the same MSE error in the data approximation. Figure
17 illustrates the percentage gain in slices for various target
values of the error in the original data approximation. The
figure shows that the gain in slices can reach up to 48% for
a given range of the acceptable approximation error. The area
comparison has been performed considering designs from both
methodologies that achieve the same mean square error at the
050
100
150
200
250
10−5 10−4 10−3 10−2 10−1 100
Co
st
 in
 s
lic
es
MSE of the approximation
 
 
KLT algorithm
Bayesian framework
Fig. 15. Required area for mapping data from R4 space to Z2 space versus
the mean square error of the data approximation. Two embedded multipliers
and two memory blocks are available for allocation.
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Fig. 16. Required area for a face recognition application versus the mean
square error of the data approximation. The algorithm maps the data from
Z500 space to Z40 space.
output of the system.
Moreover, Figure 18 shows the approximation of a set
of images from the face database when 30 dimensions are
used to represent the original data. The first column depicts
the original images. The second column corresponds the
reconstruction of the same data using a design derived by the
reference algorithm, where the third column corresponds to
data reconstruction using a design derived by the proposed
framework. The image quality is almost the same between
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Fig. 17. Percentage gain in the area (slices) for various values of the target
mean square error of the data approximation versus the required area for a
face recognition application.
Fig. 18. The first column corresponds to the original images. The second
column corresponds the reconstruction of the same data using a design derived
by the reference algorithm (KLT and fixed-point), where the third column
corresponds to data reconstruction using a design derived by the proposed
framework. The proposed framework produces a design that requires 70% of
the area of the design that is derived using the reference algorithm, achieving
at the same time similar level of approximation of the data.
Fig. 19. The figure illustrates the approximation of the original data when
similar size in area designs are employed by the reference algorithm (KLT and
fixed-point) (second column) and the proposed algorithm (third column). The
results demonstrate the superior data approximation achieved by the proposed
algorithm compared to the reference algorithm, where the used designs have
similar sizes.
the second and the third column, however, the proposed
framework produces a design that requires 70% of the area of
the design that is derived using the reference algorithm. Figure
19 shows the approximation of a set of images when similar
size designs from the reference algorithm and the proposed
algorithm are employed. It is clear that the design that is
derived using the proposed algorithm produces considerably
better approximation of the data than the design produced by
the reference algorithm.
Figure 20 shows the achieved mean square error in the
approximation of each person in the database for the reference
algorithm (KLT using fixed-point) and the proposed frame-
work. The proposed framework achieves similar quality results
using only 70% of the area of the reference design. Figure 21
shows the achieved mean square error in the approximation
of each person in the database for the case where designs
from the reference algorithm and the proposed framework with
similar area requirements are used. It is clear from the figure
that the proposed framework produces designs that achieve
better quality results than designs produced by the reference
algorithm, having at the same time the same area requirements.
The proposed framework has been also evaluated for an
object detection application using the CODID - CVAP Object
Detection Image Database [25]. In this experiment, 7 images
of a ball are used for capturing its appearance under different
illumination conditions. The original space is Z2500 and is
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Fig. 20. MSE error approximation across all the subjects in the database.
The produced design by the Bayesian framework requires 70% of the area of
the design that is derived by the reference algorithm.
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Fig. 21. MSE error approximation across all the subjects in the database. The
produced design by the Bayesian framework and the design that is derived
by the reference algorithm require the same area.
mapped to a Z3 space. Figure 22 illustrates two of the original
images (first column), and the results obtained by the reference
algorithm (second column) and the proposed framework (third
column) after projecting the images back to the original space.
The selected designs for comparison achieve very similar
average mean square error; 67 for the reference algorithm
and 76 for the proposed framework. However, the proposed
algorithm provides a design that requires 81% of the area of
the design that is derived using the reference algorithm.
Fig. 22. The figure illustrates the approximation of the original data using
designs derived by the reference algorithm (KLT and fixed-point) (second
column) and the proposed algorithm (third column). The proposed framework
produces a design that requires 81% of the area of the design that is derived
using the reference algorithm, achieving at the same time similar level of
approximation of the data.
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Fig. 23. Required area for data lie into R6 space versus the mean square
error of the data approximation. No constrain on the dimensionality of the
new space is imposed.
C. Dimensionality reduction
The proposed framework is evaluated also for a general re-
duction problem where there are no constraints about the num-
ber of dimensions in the new space. Face recognition/detection
[1], [2] and optical character recognition [3] are few of the
applications where there is no constraint about the number of
dimensions in the new space.
Figure 23 shows the mean square error approximation
versus the required area for data that belong to R6, when
the proposed framework and the reference algorithm are not
constrained by the dimensionality of the new space. The pro-
posed approach outperforms the reference algorithm producing
designs that require up to half the hardware resources than the
designs produced by the reference algorithm, achieving at the
same time the same mean square approximation error.
D. Run-time investigation
The scalability of the proposed framework is discussed in
Section IX. Here, results are presented regarding the run-time
requirements of the proposed framework. Figure 24 shows the
required time for the proposed framework as a function of the
number of original dimensions (P) and the dimensions of the
targeted space (K), when coefficients are represented by 8 bits.
A PC using an Intel Core 2 CPU running at 1.86MHz with
2GB of RAM was used, and the programming environment
was MATLAB. The figure demonstrates that the required time
scales linearly with these variables. Using these data, a linear
function is fitted that provides an estimate of the required run-
time (21).
Time (in sec.) = 72P + 294K − 1612 (21)
Also, experiments have shown that the run-time scales expo-
nentially with the number of bits used for representing the
coefficients of the constant coefficient multipliers. The run-
time for the reference algorithm is always in the range of
seconds. However, it should be noted that the process of
finding the basis matrix Λ is usually performed only once
in the design cycle and it may be repeated when new data
become available. Thus, considering the potential area savings
of the proposed framework, the extra required run-time that
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Fig. 24. Required run time of the proposed framework as a function of the
number of dimensions (P) in the original space and the dimensions of the
targeted space (K). The coefficient are represented by 8 bits.
is needed for the proposed framework compared to the refer-
ence algorithm is not of importance. Moreover, the run-time
scalability of the proposed framework allows its application to
real-life problems as has already been demonstrated.
XII. CONCLUSIONS
This paper proposes a novel Bayesian factor analysis frame-
work for dimensionality reduction implementation designs in
FPGAs. The proposed approach couples the problem of data
approximation using a small set of variables, the problem of
area design optimization, and the problem of heterogeneity
exploration of modern FPGAs under a unified framework. It
has been demonstrated that by injecting information to the
system regarding the area requirements for the implementation
of the constant coefficient multipliers using a prior distribution,
we are able to target designs that have a significant reduction
in the area requirement when they are compared against
current techniques, achieving at the same time the same mean
square error in the approximation of the data. Also, with the
introduction of an indication matrix, the proposed framework
can efficiently allocate the embedded multipliers and memory
blocks that exist in modern FPGA devices in order to reduce
the required resources and minimize the mean square error in
the data approximation. Moreover, the proposed framework
can be easily adapted to accommodate other optimization
directions as power or speed, by incorporating the relevant
information through the prior distribution of the basis Λ. It
should be noted that the amount of the achieved gain using
the proposed framework depends on the input data. However,
under a uniform prior distribution for the coefficients (setting
a = 0 in (18)), the proposed framework will perform no worse
than the conventional techniques. Future work will involve
the extension of the framework to exploit the heterogeneous
components of more recent FPGA devices, e.g. Stratix III
from Altera [26], where the heterogeneous components can
be also configured, adding an extra dimension to the problem
of mapping dimensionality reduction designs into FPGAs.
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